Header Ads Widget

Ticker

6/recent/ticker-posts

Marking a memory cell by using a processor to enable future supercomputers

The, a bottleneck in design development has been the question showing how to make processors and remembrance work together more quickly. Now, research workers at Lund University of Sweden have presented a meaningful solution integrating a resources cell with a processor, which specifically will allow for much faster calculations , as it happen in the memory wide open itself.

The researchers product a new configuration in which a memory cell is integrated with the vertical transistor selector – all of this on a nanoscale. This in turn brings improvements in scalability, speed, and energy water efficiency compared to current mass space solutions.

The problem of processor’s computations happening much faster compared to a speed of the memory section has been well known for many years. Marked as “von Neumann bottleneck, ” it happens because the memory with computation units are separate, and it takes time to send additional info back and forth via what is known to become data bus, which confines speed. The limitation has got the construction of circuit you happen to be with units placed together with each other on a flat surface.

Already, the idea is to build vertically in a 3D configuration and in order to integrate the memory and moreover processor, with computations transpiring within the memory circuit obtain.

New formula integrating a memory cell phone with a processor, which makes it possible for much faster calculations.
New solution making use of a memory cell which includes a processor, which enables substantially calculations. Credit: Lund As well as college

“Our version is a nanowire utilizing transistor at the bottom and a really small memory element located supplemental up on the same wire, ” says Lars-Erik Wernersson, professor of nanoelectronics. “This provides into a compact integrated give good results where the transistor controls finally the memory element. The idea but has existed before, but it has tested difficult to achieve performance. Right, however , we have shown this can be achieved and that it works extremely well. ”

The team is working with an RRAM (Resistive Random Access Memory) memory cell and has became popular in achieving a functional integrating that gives rise to really good possibilities. This result opens up new, increased somewhat functions in everything from AI and machine learning to ordinary notebooks as well, eventually. Future opportunities could be various forms of vibration plate learning such as radar-based posture control, climate modeling, or the development of various drugs. A new memory even works without getting a power supply, said Saketh Main memory Mamidala.

At Lund, professionals have long been successful when it comes to doing nanowires in what is known as one of the III-V technology platform. The information integration in Lund is unique, and researchers have massively benefited from the MAX 4 laboratory in developing the material and being able to understand it’s actually chemical properties.

“Solutions can probably be found in silicon as well, which is the most common waste, but , in our case, this gives lingual braces the choice of material that enables the actual performance. We want to pave the best for an industry with our research” , concludes Lars-Erik Wernersson.



Marking a memory cell by using a processor to enable future supercomputers
Source: Tambay News

Post a Comment

0 Comments